Part Number Hot Search : 
C1501 11EWA SB152M 4J1685J G12864 PEB2086 C74VC MAX10
Product Description
Full Text Search
 

To Download YDA138 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 YDA138
D- 3
STEREO 10W DIGITAL AUDIO POWER AMPLIFIER Overview
YDA138 (D-3) is a high efficient digital audio power amplifier IC that operates with a single 12V power supply. An audio power amplifier with a maximum output of 10W (RL=8)x2ch or 20W (RL=4)x1ch can be configured with one chip. YDA138 has a "Pure Pulse Direct Speaker Drive Circuit" which directly drives speakers while reducing distortion of pulse output signal and reducing noise on the signal, and realizes the highest standard low distortion rate characteristics and low noise characteristics as 10W-class of output digital amplifier IC. In addition, circuit design with fewer external parts can be made depend on the condition of use because corresponds to filter less. YDA138 has 50mW (RL=32)x2ch Class AB headphone amplifiers. YDA138 provides Over-current protection function for speaker output terminals, IC thermal protection function, POP noise reduction function, and AM interference measures function as well as power-down function and output mute function.
Features
Digital Amplifier Continuous maximum output 10 Wx2ch VDDP=12.0V, RL=8, THD+N=10% 20 Wx1ch VDDP=12.0V, RL=4, THD+N=10% Efficiency 88 % VDDP=12.0V, RL=8, Po=10W Distortion Rate (THD+N) 0.02 % VDDP=12.0V, RL=8, Po=1.0W S/N Ratio 103dB VDDP=12.0V, RL=8, Po=10W, VOL[1:0]=H,H Channel Separation -70dB VDDP=12.0V, RL=8, VOL[1:0]=H,H Class AB Headphone Amplifier Maximum output 50mWx2ch VDDP=12.0V, RL=32, THD+N=10% Distortion Rate(THD+N) 0.01 % VDDP=12.0V, RL=32, Pho=30mW S/N Ratio 95dB VDDP=12.0V, RL=32, Pho=20mW, VOL[1:0]=H,H Others Operating power supply range 9.0V to 13.5V Multi-channel synchronizing operation by Master/Slave switching function Carrier frequency switching function 524kHz/466kHz Sleep function with SLEEPN terminal Output muting function with MUTEN terminal Over-current protection function Thermal protection function Clock stop detection function Pop noise reduction function AM interference measures function Analog input/BTL (Bridge-Tied Load) output 42-pin plastic SSOP Pin lead plating with Pd free (YDA138-EZ)
YDA138 CATALOG CATALOG No.:LSI-4DA138A20 2005.3
YDA138
Terminal configuration
<42-pin SSOP Top View>
2
YDA138
Terminal function
No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 Name HPOR AVSS VSSBGR VREFR INR MUTEN PVDDPR OUTPR PVSSR PVSSR PVSSR PVSSR PVSSR OUTMR PVDDMR PROTN SLEEPN DVSS CKIO XO XI DVDD I/O O Pow Pow O I I Pow O Pow Pow Pow Pow Pow O Pow O I Pow I/O O I I Function Voltage tolerance LV LV LV LV LV LV HV HV HV HV HV HV HV HV HV HV HV LV LV LV LV LV LV LV LV LV LV HV HV HV HV HV HV HV HV HV LV LV LV HV LV LV
R-ch Headphone Output terminal 5V Analog Ground terminal Ground terminal for Reference Voltage Supply R-ch Reference Voltage terminal (with external capacitor) R-ch Analog Signal Input terminal Mute Control terminal R-ch 12V-line VDD terminal R-ch Positive Side Output terminal R-ch 12V-line VSS terminal R-ch 12V-line VSS terminal R-ch 12V-line VSS terminal R-ch 12V-line VSS terminal R-ch 12V-line VSS terminal R-ch Negative Side Output terminal R-ch 12V-line VDD terminal Warning Signal Output terminal (O/D) Sleep Control terminal Digital Ground terminal Clock Input/Output terminal CERALOCK connection terminal *1 CERALOCK connection terminal *1 Digital Power Supply terminal (Connect to REFA terminal outside the IC) 23 MODE0 I Operating Mode Selection terminal Operating Mode Selection terminal 24 MODE1 I Operating Mode Selection terminal 25 MODE2 I 26 VOL0 I Input Sensitivity Setting terminal 27 VOL1 I Input Sensitivity Setting terminal 28 PVDDML Pow L-ch 12V-line VDD terminal 29 OUTML O L-ch Negative Side Output terminal 30 PVSSL Pow L-ch 12V-line VSS terminal 31 PVSSL Pow L-ch 12V-line VSS terminal 32 PVSSL Pow L-ch 12V-line VSS terminal 33 PVSSL Pow L-ch 12V-line VSS terminal 34 PVSSL Pow L-ch 12V-line VSS terminal 35 OUTPL O L-ch Positive Side Output Terminal 36 PVDDPL Pow L-ch 12V-line VDD terminal 37 HP I Headphone Control terminal 38 INL I L-ch Analog Signal Input terminal 39 VREFL O L-ch Reference Voltage terminal (with external capacitor) 40 PVDDREG Pow 12V-line PVDD terminal for Regulator Circuit 41 REFA O 5V Regulator Output terminal (with external capacitor) 42 HPOL O L-ch Headphone Output terminal (Note) I: Input terminal, O: Output terminal, I/O: Input/Output terminal, Pow: Power supply terminal LV: Terminal for VREG power supply voltage range as input voltage range. HV: Terminal for VDDP power supply voltage range as input voltage range. *1: CERALOCK which was described above and will be described later is a registered trade mark of Murata Manufacturing Co.,Ltd.
3
YDA138
Block diagram
4
YDA138
Mode setting
Operating Mode
MODE[2:0] SLEEPN MUTEN PROTN OUT*R
OUT*L
HPOR
HPOL
L H H H H H H H H H H H H H
* L L H H H H H H H * * * *
* L H L L L L L L H * * * *
* * * LLL LLH LHL LHH HLL HHL * LL* LH* HLL HHL
WL WL WL P-H P-L P-H P-L PLS PLS WL -
WL WL WL P-H P-L P-H P-L PLS PLS WL -
WL WL RF WL WL WL WL WL WL SIG -
WL WL RF WL WL WL WL WL WL SIG -
Z Z Z Z Z Z Z Z Z Z -
CKIO
Outline
HP
Z CKIN CKOUT CKIN CKOUT
Sleep mode DA Mute mode *A) HA Mute mode *A) DA External Clock Slave mode *A) DA External Clock Slave mode *A) DA External Clock Master mode *A) DA External Clock Master mode *A) DA Internal Clock Slave mode *A) DA Internal Clock Master mode *A) HA mode *A) 4.19MHz Clock Input 4.19MHz Clock Output 500kHz Input (Internal Clock) 500KHz Output (Internal Clock)
Note: 1) "H" and "L" means logic level High and logic level Low, respectively. 2) "WL" means output disabled (weak pull-down output). "RF" means reference level output. "Z" means Hi-Z. 3) "P-H" means a carrier clock of 524kHz. "P-L" means a carrier clock of 466kHz. "PLS" means a carrier clock of approx. 500kHz (Internally generated clock). 4) "SIG" means an analog audio signal output. 5) "CKIN" means input of a clock with designated frequency. "CKOUT" means output of a designated clock. 6) "DA" means Digital Amplifier. "HA" means Headphone Amplifier. 7) Each output of OUT*L, OUT*R, HPOL, HPOR, PROTN, and CKIO becomes a state as shown in "Protection Mode", depending on the protection state, when entering protection state from a mode except sleep mode. 8) In monaural mode, OUT*R signal as shown in the above "Operating Mode" becomes the same as OUT*L signal. And, HPOR becomes "WL." 9) In operating modes indicated by *A), a state of the output signal becomes a state as shown in "Protection Mode" during a protection mode. 10) "HLH" and "HHH" of MODE[2:0] is reserved for system use. Protection Mode
MODE[2:0] SLEEPN MUTEN PROTN OUT*R
OUT*L
HPOR
HPOL
H H H H H
H * * * H
L * * * *
* * * * *
WL WL WL WL WL
WL WL WL WL WL
WL WL WL RF
WL WL WL RF
L L Z -
CKIO
Outline
HP
Z Z Z -
Digital Amplifier Over-current Protection Over-Temperature Protection Clock Stop Protection Low Voltage Malfunction Prevention Protection Power Supply Voltage Fluctuation Protection
Note: 1) Each protection function operates when input terminal is in the designated logic condition. Output terminal becomes a state as shown in the above during protection mode.
5
YDA138
Description of operating functions
Digital Amplifier Function YDA138 has digital amplifiers with analog input, PWM pulse output, Maximum output of 10W (RL=8)x2ch. Distortion of PWM pulse output signal and noise of the signal is reduced by adopting "Pure Pulse Direct Speaker Drive Circuit" First Stage Amplifier Gain Setting Function YDA138 is composed of the first stage amplifier with gain setting control and 18dB fixed-gain digital amplifier. Gain of the first stage amplifier can be set by VOL[1:0] terminal. Digital Amplifier Gain Setting VOL[1:0] L,L Gain 36dB Input Sensitivity 0.14V Input Impedance 12.1k
L,H 30dB 0.28V 22.0k
H,L 24dB 0.56V 37.1k
H,H 18dB 1.12V 56.5k
Connect a 1F or more capacitor to the audio signal input terminal (INL and INR) for the rejection of DC signal. And, half voltage of REFA terminal voltage (VREG) is output to the reference voltage terminals (VREFL and VREFR). Connect a 1F or more capacitor to the terminals for voltage stabilization. Carrier Clock Selection Function YDA138 can select the followings by using MODE[2:0] terminal: selection of Internal clock/External clock, selection of Master mode/Slave mode, selection of carrier clock frequency. MODE[2:0] setting and each operating mode MODE[2:0] Operating Mode CKIO terminal L,L,L External Clock 4.19MHz input Slave Mode L,L,H External Clock L,H,L 4.19MHz output Master Mode L,H,H Internal Clock H,L,L 500kHz input Slave Mode H,L,H Reserved Internal Clock H,H,L 500kHz output Master Mode H,H,H Reserved
CERALOCK Unnecessary Necessary Unnecessary
Carrier Clock Frequency 524kHz 466kHz 524kHz 466kHz 500kHz
Unnecessary
500kHz
When using in External Clock Mater Mode, connect a 4.19MHz resonator (CERALOCK) between XI terminal and XO terminal. No external element to XI terminal and XO terminal is necessary, when using in Internal Clock Master Mode. When using in multi-channel, use one YDA138 (2ch) in Master Mode and use other YDA138 in Slave Mode. At this time, connect CKIO terminal of YDA138 used in Master Mode and that of YDA138 used in Slave Mode. In addition, select the same clock (either Internal Clock or External Clock) in all YDA138. In an application with AM tuner, harmonic wave of carrier clock and interference of AM carrier frequency can be prevented by changing carrier clock frequency. The setting terminal for carrier clock frequency (MODE0) can be changed at any timing. The setting terminal for clock mode (MODE2, MODE1) should be changed during power-off or sleep mode (SLEEPN=L).
6
YDA138
Headphone Amplifier Function YDA138 has class AB single-ended push-pull headphone amplifier. Headphone amplifier mode can be set by setting HP terminal to H. Audio signal input terminal and voltage reference terminal is common to digital amplifier. Connect DC-cut capacitor to headphone amplifier output terminal (HPOL and HPOR). When a headphone amplifier is not used, HP terminal should be "L" and output terminal (HPOL, HPOR) should be "No Connection". First stage Amplifier Gain Setting function Headphone amplifier is composed of the first stage amplifier of which gain setting is possible, and 0dB fixed-gain amplifier. Gain of the first stage amplifier can be set by VOL[1:0] terminal. Headphone Amplifier Gain Setting VOL[1:0] L,L Gain 18dB Input sensitivity 0.14V Input Impedance 12.1k
L,H 12dB 0.28V 22.0k
H,L 6dB 0.56V 37.1k
H,H 0dB 1.12V 56.5k
Control Function Sleep Function When SLEEPN terminal is L, YDA138 enters the Sleep Mode. In Sleep mode, all the circuit functions including 5V regulator are stopped to minimize the consumption current. At this time, output stages of digital amplifier and headphone amplifier are disabled and PROTN and CKIO terminal output becomes "Hi-Z". Mute Function When MUTEN terminal is set to L while HP terminal is L, YDA138 enters the Digital Amplifier Mute mode. In this mode, output stage of Digital Amplifier is disabled. When MUTEN terminal is set to L while HP terminal is H, YDA138 enters the Headphone Amplifier Mute Mode. In this mode, output stage of Headphone Amplifier outputs the reference voltage. Headphone Selection Function When HP terminal is set to H, YDA138 enters the Headphone Amplifier mode. At this time, output stage of Digital Amplifier is disabled. On the contrary, when HP terminal is set to L, YDA138 enters Digital Amplifier mode. At this time, output of the Headphone Amplifier output is disabled. When logic of HP terminal is changed, YDA138 restarts and as the result of it, all the protection states are cleared. Monaural Selection Function YDA138 enters the Monaural mode, when connecting VREFR terminal to REFA terminal and then connecting INR terminal to AVSS terminal. In Digital Amplifier Monaural ode, maximum continuous output 20W can be obtained by short-circuiting between OUTPL terminal and OUTPR terminal and between OUTML terminal and OUTMR terminal to drive 4 load resistor. In Headphone Amplifier Monaural Mode, HPOUTL terminal outputs signals and HPOUTR terminal is disabled.
7
YDA138
Protection Function YDA138 has Over-current Protection function and Clock Stop Protection function as protection functions for the digital amplifier. In addition, it has Output Current Limit function as a protection function for headphone amplifier. Moreover, YDA138 has Thermal Protection function, Low-voltage Malfunction Prevention function, and Power Supply Voltage Fluctuation Protection function commonly. Over-current Protection Function This is a function to make the Over-current Protection Mode (disables the output stage of digital amplifier in addition to the output of L signal to PROTN terminal) by detection of short-circuiting (Ground short/Power supply short/Speaker terminal short) in the output stage of digital amplifier. The over-current protection function can be canceled by power off or setting L to SLEEPN terminal and can be automatically returned after the over-current detection by connection of PROTN terminal and SLEEPN terminal. Thermal Protection Function This is a function to make the Thermal Protection Mode (disables the output stage of digital amplifier and headphone amplifier in addition to the output of L signal to PROTN terminal) by detecting extraordinary high temperature of YDA138. This Thermal Protection mode can be cancelled by lowering temperature of YDA138, power off, or setting L to SLEEPN terminal and can be automatically returned after the extraordinary high temperature detection by connection of PROTN terminal and SLEEPN terminal. Clock Stop Protection Function This is a function to make the Clock Stop Protection mode (disables the output stage of digital amplifier) when carrier clock frequency was extraordinarily lowered in digital amplifier mode. The Clock Stop Protection mode can be cancelled by returning carrier clock frequency to the right value. Low-voltage Malfunction Prevention Function This is a function to make the Low-voltage Protection mode (disables the output stage of digital amplifier and headphone amplifier in addition to making "Hi-Z" of PROTN terminal) when voltage at 12V-line power terminal (PVDDREG) becomes lower than Low-voltage detection threshold voltage (VUVPL) or voltage at 5V-line power terminal (REFA, DVDD) becomes lower than the voltage (VUVAL). In addition, when voltage at 12V-line power supply terminal becomes lower than VUVPL, 5V embedded regulator is also disabled. The Low-voltage Protection mode is cancelled when voltage at each power supply terminal exceeded the low-voltage cancellation threshold voltage (VUVPH,VUVAH). Power Supply Voltage Detection Function This is a function to make Mute mode when voltage at 5V Regulator output terminal (REFA) fluctuated (VMH,VML) with respect to twice of the voltage of reference terminals (VREFL,VREFR). Headphone Amplifier Output Current Limit Function YDA138 headphone amplifier has a Current-Limit-Circuit which limits output current so as not to exceed the limit current (IOCHP).
5V Regulator Function YDA138 outputs 5V to REFA terminal when SLEEPN terminal is H. Connect a 1F or more capacitor to REFA terminal for voltage stabilization. Connect REFA terminal to DVDD terminal on a board. And, do not connect the REFA terminal to other terminals except for DVDD terminal and YDA138 control terminals.
8
YDA138
Pop Noise Reduction Function The Pop Noise Reduction Function works in the following cases: Power-on, Power-off, Sleep ON/OFF, Mute ON/OFF, and switching time between headphone amplifier and digital amplifier. Pop noise at the Power-on, Power-off, and Sleep ON/OFF depends on the value of DC-cut capacitor for audio input signal. The smaller the value, the greater the effect on the pop noise reduction; however, 1F of capacitance is recommended in the consideration of the low frequency cutoff.
Correspond to Filter less Normally, when LC filter is not used, carrier signal of 50% modulation comes into speaker even in MUTE state and causes significant loss, and as the result the speaker is heated. Generally, 10W speaker or so is considered to have inductance component of not less than 20H. In the modulation method of YDA138, duty ratio of the carrier signal is several % in the MUTE state, so the speaker inductance component can sufficiently inhibit speaker loss without LC filter; therefore, the speaker is not heated.
Speaker Inductance When YDA138 is used without LC filter, speaker inductance component reduces speaker loss in the MUTE state; therefore, use a speaker with inductance component of 20H or more at the carrier clock frequency.
LC Filter When connecting LC filters to YDA138, make the following LC filter circuit. Use the following constant in accordance with speaker impedance. By using the following constant, low-pass filter with cutoff frequency=50kHz or so, Q=0.7 or so is configured. LC Filter Constant RL L1 4 10H 8 22H 16 47H
C1 0.47F 0.22F 0.11F
C2 0.01F 0.01F 0.01F
9
YDA138
Allowable Dissipation The power dissipation of YDA138 is limited by the junction temperature rating (125) and package thermal resistance (35.9/W). The power dissipation and junction temperature of YDA138 can be found by the following formula. For the use of YDA138, take care not to exceed the power dissipation and junction temperature. Formula for the Power Dissipation Ploss = (Pout * Rpn / Rl) * 2 + Idc * Vdc
Maximum allowable dissipation (W)
vs Maximum allowable dissipation vs ambient temperature 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0.0 0 10 20 30 40 50 60 70 80 90 () Ambient temperature ()
Ploss Pout Rpn Rl Idc Vdc
Allowable Dissipation (W) Output Power (W) 0.66 (Constant) Load Resistor () 0.035(Constant / at VDDP=12V) 0.028(Constant / at VDDP=9V) 0.038(Constant / at VDDP=13.5V) Power supply voltage (V)
(W)
Formula for the junction temperature Tj = Ploss * ja + Ta Ploss ja Ta Allowable Dissipation (W) 35.9 (Constant/ package thermal resistance (/W)) Ambient Temperature ()
Maximum allowable dissipation of YDA138 YDA138
Mounting The package (42SSOP) for YDA138 has Thermal Pad for radiation on the bottom. This Thermal Pad does not need soldering on the board. Example of Pattern Thermal resistance of the package is 35.9/W. This thermal resistance was measured under the following conditions: mounting board 136mmx85mm, copper leaf board density 154%, no wind. In addition, a part of the board that faces to Thermal Pad is a pattern (4mm*6mm) without etching resist, the pattern is connected to the opposite side by through-hole (0.4).
10
YDA138
Application circuit examples
2-channel Operating Mode (Internal Clock Master Mode)
ID C1 C2 C3 C4 C5,C6 C7
Value 1F 1F 0.1F 10F 4.7F 330F
Element Multilayer ceramic capacitor Multilayer ceramic capacitor Multilayer ceramic capacitor Electrolytic capacitor (0.1F Ceramic capacitor) Multilayer ceramic capacitor Electrolytic capacitor
ID R1 R2 R3 R4 R5 U1
Value 100k 1k 100k 680
Element Chip Resistor Chip Resistor Chip Resistor Chip Resistor
1M Chip Resistor (CERALOCK) CSTCR4M19G53-B0
11
YDA138
Monaural Operating Mode (Internal Clock Master Mode)
12
YDA138
Multi-channel Operating Mode
13
YDA138
Electrical characteristic
Absolute Maximum Ratings Item Power supply terminal (VDDP) Voltage Range SLEEPN, PROTN terminal Voltage Range CKIO Input/Output terminal Voltage Range Voltage Range of terminals for control Note 4) Voltage Range of Input/output terminals Allowable dissipation (Ta=25C) Allowable dissipation (Ta=70C) Junction temperature
Note 5) Note 1,2,3) Note 6)
Symbol VDDP VIN1 VIN2 VIN3 VIN4 PD25 PD70 TJMAX
Min. -0.3 VSS-0.3 VSS-0.3 VSS-0.3 VSS-0.3
Max. 14.0 VDDP+0.3 VREG+1.0 VREG+1.0 VREG+0.3 2.7 1.45 125
Unit V V V V V W W C
Storage Temperature TSTG -50 125 C Note 1) VSS means AVSS, VSSBGR, DVSS, PVSSR and PVSSL. Place all VSS terminals in the same potential. Note 2) All the voltages are measured with respect to VSS=0V. Note 3) Power supply terminal (VDDP) means PVDDREG, PVDDPR, PVDDMR, PVDDPL and PVDDML. Note 4) Control Input/Output terminal means MUTEN, HP, VOL[1:0] and MODE[2:0]. Note 5) Input/output terminal means INL, VREFL, INR, VREFR, XI and XO. Note 6) Absolute Maximum Ratings is values which must not be exceeded to guarantee device reliability and life, and when using a device in excess even a moment, it may immediately cause damage to device or may significantly deteriorate its reliability
Recommended Operating Condition Item Power Supply Voltage
Note 7)
Symbol VDDP Ta RLS RLM
Min. 9.0 -40 7.5 3.75
Typ. 12.0 25 8 4 32
Max. 13.5 85
Unit V C
Operating Ambient Temperature Speaker Impedance (Stereo) Speaker Impedance (Mono)
Headphone Impedance RLHP 16 Note 7) All the voltages are measured with respect to VSS=0V.
14
YDA138
DC Characteristics (VSS=0V, VDDP=12V0.5V, Ta=0C to 85C, unless otherwise specified) Item REFA Output terminal voltage PROTN terminal Low level output voltage (IOL=1.6mA) CKIO terminal High level output voltage (IOH=-80A) CKIO terminal Low level output voltage (IOL=1.6mA) SLEEPN, CKIO terminal High level input voltage SLEEPN, CKIO terminal Low level input voltage Input terminals for control High level input voltage Input terminals for control Low level input voltage REFA/DVDD terminal Start-up threshold voltage REFA/DVDD terminal Cutoff threshold voltage PVDDREG terminal start-up threshold voltage PVDDREG terminal Cutoff threshold voltage Power Supply Fluctuation Cutoff threshold voltage (lower limit) Power Supply Fluctuation Cutoff threshold voltage (upper limit) Headphone Amplifier limit current Symbol VREG VOLP VOHC VOLC VIH1 VIL1 VIH2 VIL2 VUVAH VUVAL VUVPH VUVPL VML VMH IOCHP 3.7 3.3 8.0 7.6 VREF*1.8 VREF*2.2 50 3.5 1.5 2.2 0.8 4.0 0.5 Min. 4.5 Typ. 5 Max. 5.5 0.4 Unit V V V V V V V V V V V V V V mA
AC characteristics (VSS=0V, VDDP=12V0.5V, Ta=0C to 85C, unless otherwise specified) Item Master Clock Frequency (internal clock mode) Clock Stop Detection Carrier Clock Frequency Consumption Current (Sleep mode) Consumption Current (Mute mode) Consumption Current (Digital amplifier output in no-signal input) Symbol FCK FUFP ISLEEP IMUTE IDDD Min. Typ. 500 150 1 20 40 Max. Unit kHz kHz A mA mA
Consumption Current (Headphone output in no-signal input) IDDH 10 mA Note1) 8 resistor and 30H coil are used as an output load in order to obtain various digital amplifier characteristics.
15
YDA138
Analog Characteristics (VSS=0V, VDDP=12V, Ta=25C, Frequency:1kHz, unless otherwise specified) Digital Amplifier Section Item Maximum Output (stereo) (THD+N=10%) Maximum Output (mono) (THD+N=10%) Voltage Gain (at 1V input sensitivity) Total Harmonic Distortion Rate (stereo) (BW: 20kHz) Total Harmonic Distortion Rate (mono) (BW: 20kHz) Signal /Noise Ratio (BW: 20kHz A-Filter) Channel Separation Ratio Maximum Efficiency RL=8, PO=1.0W THD+N RL=4, PO=10W RL=8, PO=10W, VOL[1:0]=H,H VOL[1:0]=H,H RL=8, PO=10W SNR CS 0.1 103 -70 88 % dB dB % Condition RL=8 RL=4 Symbol PO AV Min. Typ. 10.0 20.0 18 0.02 Max. Unit W W dB %
Output Offset Voltage Vo 20 mV Note) All the values of analog characteristics were obtained by using our evaluation circumstance. Depending upon parts and pattern layout to use, characteristics may be changed. 8 resistor and 30H coil are used as an output load in order to obtain various digital amplifier characteristics. Headphone Amplifier Section Item Maximum Output (THD+N=10%) Total Harmonic Distortion Rate (BW: 20kHz ) Signal /Noise Ratio (BW: 20kHz A-Filter ) Channel Separation Ratio RL=32 RL=32, Pho=30mW RL=32, Pho=20mW, VOL[1:0]=H,H RL=32, VOL[1:0]=H,H Condition Symbol Pho THD+N SNR CS Min. Typ. 50.0 0.01 95 -75 Max. Unit mW % dB dB
16
YDA138
Typical characteristics examples
Digital Amplifier Characteristics (VDDP=12V, RL=8+30H, Frequency=1kHz, VOL[1:0]=H,H, MODE[2:0]=L,H,L
17
YDA138
Headphone Amplifier Characteristics (VDDP=12V, RL=32, Frequency=1kHz, VOL[1:0]=H,H, MODE[2:0]=L,H,L)
18
YDA138
Package outline
19
YDA138
Notice
The specifications of this product are subject to improvement changes without prior notice.


▲Up To Search▲   

 
Price & Availability of YDA138

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X